

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/625,843	07/26/2000	Hiroki Hiyama	35.C14640	7974
5514 FITZPATRICK	7590 05/21/2007 K CELLA HARPER & SCI	INTO	EXAMINER	
30 ROCKEFELLER PLAZA			AGGARWAL, YOGESH K	
NEW YORK,	NY 10112		ART UNIT PAPER NUMBER	
			2622	
	•			
			MAIL DATE	DELIVERY MODE
			05/21/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)				
Office Action Summary		09/625,843	HIYAMA ET AL.				
		Examiner	Art Unit				
		Yogesh K. Aggarwal	2622				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status			:				
	Responsive to communication(s) filed on 16 February 2007.						
′=	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.						
3)[	) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)🖂	4)⊠ Claim(s) <u>14,16 and 17</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
· · · · · · · · · · · · · · · · · · ·	6)⊠ Claim(s) <u>14,16 and 17</u> is/are rejected.						
•	Claim(s) is/are objected to.	alastian requirement					
اسا(٥	Claim(s) are subject to restriction and/or	election requirement.					
Applicat	ion Papers						
9)☐ The specification is objected to by the Examiner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) ☐ All b) ☐ Some * c) ☐ None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
	•						
• • •			•				
Attachment(s)  1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)							
	e of References Cited (PTO-092) of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	Date				
	mation Disclosure Statement(s) (PTO/SB/08) er No(s)/Mail Date	5)  Notice of Informal 6)  Other:	Patent Application				

Application/Control Number: 09/625,843

Art Unit: 2622

Continued Examination Under 37 CFR 1.114

Page 2

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to

Response to Arguments

2. Applicant's arguments filed 02/16/2007 have been fully considered but they are not persuasive.

37 CFR 1.114. Applicant's submission filed on 02/16/2007 has been entered.

Examiner's response:

3. Applicant argues with regards to claim 14 that Nakamura fails to teach in the period between the first and second transfer of the signal charge, no reset of the floating gate is performed. In other words, even if during a time period between the first transfer and the second transfer there is no effective quantity of light incident on the photoelectric conversion unit. The Examiner respectfully disagrees. The claim does not recite, "no reset of the floating gate is performed between the first and second transfer of the signal charges" or "during a time period between the first transfer and the second transfer there is no effective quantity of light incident on the photoelectric conversion unit". Nakamura teaches in figure 4a charge Q1 being accumulated. In figures 4b and 4c, a part of the charge Q1 is transferred by resetting and transferring the reset transistor 34 and transfer transistor 32 on respectively and other part Q2 is left in the detection node 33 (col. 6 lines 34-65). In figure 4d, the photodiode accumulates charge Q3. In figures 4e and 4f, charges Q2 and Q3 are added and then read out (col. 6 line 66-col. 7

Art Unit: 2622

line 24, figure 5 and 6). Therefore charges are transferred by transferring a part of the signal charge (Q1) and the other part (Q2) to the floating diffusion detection node 33.

## Response to Arguments

4. Applicant's arguments with respect to claims 14, 16 and 17 have been considered but are most in view of the new ground(s) of rejection.

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 14, 16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. (US Patent # 6,930,722) in view of Hiyama et al. (US Patent # 6,963,372). [Claim 14]

Nakamura teaches a driving method for a MOS type image pickup device having pixels each including a photoelectric conversion unit (figure 2 pixel 21), a transfer MOS transisitor (22) for transferring a photoelectric conversion signal charges generated by said photoelectric conversion unit (21) to a floating diffusion unit (detection node 26) at an input terminal of an amplifier element (amplification transistor 23 inherently has a forward diffusion e.g. detection node present at an input terminal), wherein the image pickup device includes signal lines (28) outputting the amplified signal to a line memory (figure 1, line memory 12) arranged at each signal line (col. 5 lines 24-col. 6 line 2), comprising

Application/Control Number: 09/625,843

Art Unit: 2622

a driving step of applying a pulse transfer switch to transfer a part of the signal charges generated by said photoelectric conversion unit to the floating diffusion region, and subsequently to transfer the other part of the signal charges generated by said photoelectric conversion unit to the floating diffusion, before reading out a signal from the pixel to the signal line (in figure 4a charge Q1 being accumulated. In figures 4b and 4c, a part of the charge Q1 is transferred by resetting and transferring the reset transistor 34 and transfer transistor 32 on respectively and other part Q2 is left in the detection node 33 (col. 6 lines 34-65). In figure 4d, the photodiode accumulates charge Q3. In figures 4e and 4f, charges Q2 and Q3 are added and then read out (col. 6 line 66-col. 7 line 24, figure 5 and 6). Therefore charges are transferred by transferring a part of the signal charge (Q1) and the other part (Q2) to the floating diffusion 33).

Nakamura teaches a line memory 12 (figure 1) and a MOS type image pick up device but fails to disclose a CMOS image pick up device that outputs the charges to a capacitor on a signal line and a switch element for controlling electric continuity of the signal line and the capacitor.

However Hiyama teaches a CMOS image pickup device includes signal lines (V1 and V2 as shown in figure 13) outputting the amplified signal to a capacitor (CTN and CTS, figure 13) arranged at each signal line and a switch element (M5) for controlling electric continuity of the signal line and the capacitor (col. 14 lines 58-66, col. 15 lines 4-17, col. 5 lines 45-59).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention have a CMOS image pick up device that outputs the charges to a capacitor on a signal line and a switch element for controlling electric continuity of the signal line and the capacitor to be used in the system of Nakamura as a line memory in order to store the signal and reset and thereby to use the signal and reset to remove the fixed pattern noise in a CDS operation.

Art Unit: 2622

[Claims 16 and 17]

Hiyama teaches a phi. RES pulse (figure 15) being applied to a reset transistor (M1), then the gate of the pixel amplifier M3 is reset. A signal phi. TX1 becomes high at time t75, and photocharge is transferred to the gate of pixel amplifier (col. 17 lines 1-17) and thereafter the phi. SEL1 and phi. TS are changed to high at time t78 and photocharges are read out. The differential block 73 takes the difference between V1S to VnN and the corresponding noise signals V1N to VnN, and sequentially outputs the differences as a voltage VOUT (col. 17 lines 35-47). This process is commonly known as CDS and the signals are called correlated signals.

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Yogesh K. Aggarwal whose telephone number is (571) 272-7360. The examiner can normally be reached on M-F 9:00AM-5:30PM.

7. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Vivek Srivastava can be reached on (571)-272-7304. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/625,843 Page 6

Art Unit: 2622

8. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

YKA May 11, 2007

> VIVEK SRIVASTAVA SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600